
10
ADC sample rate increase to 500 ksps
SAR clock increased to 8.33 MHz
Gain setting of 0.5x now available
Single ended inputs only
External conversion start timing
provides additional options
Analog Considerations
ADC Diagram
ADC CNVSTR Timing
Comentarios a estos manuales