Silicon Laboratories SI5324 Guía de usuario descargar pdf (Pagina 20)

20 www.xilinx.com AC701 Evaluation Board

UG952 (v1.1) January 30, 2013

Chapter 1: AC701 Evaluation Board Features

USB JTAG Module

[Figure 1-2, callout 5]

JTAG configuration is provided through a Digilent onboard USB-to-JTAG configuration

logic module (U26) where a host computer accesses the AC701 board JTAG chain through

a standard-A plug (host side) to micro-B plug (AC701 board side) USB cable.

A 2-mm JTAG header (J4) is also provided in parallel for access by Xilinx download cables

such as the Platform Cable USB II and the Parallel Cable IV.

The JTAG chain of the AC701 board is illustrated in Figure 1-8. JTAG configuration is

allowed at any time regardless of FPGA mode pin settings. JTAG initiated configuration

takes priority over the configuration method selected through the FPGA mode pin settings

at SW1.

When an FMC daughter card is attached to the AC701 board it is automatically added to

the JTAG chain through electronically controlled single-pole single-throw (SPST) switches

U27. The SPST switch is in a normally closed state and transitions to an open state when an

FMC daughter card is attached. Switch U27 adds an attached FMC HPC daughter card to

the FPGAs JTAG chain as determined by the FMC_HPC_PRSNT_M2C_B signal. The

attached FMC card must implement a TDI-to-TDO connection via a device or bypass

jumper in order for the JTAG chain to be completed to the FPGA U1.

The JTAG connectivity on the AC701 board allows a host computer to download

bitstreams to the FPGA using the Xilinx iMPACT software. In addition, the JTAG connector

allows debug tools such as the ChipScope™ Pro Analyzer or a software debugger to access

the FPGA. The iMPACT software tool can also indirectly program the Quad-SPI Flash

memory. To accomplish this, the iMPACT software configures the FPGA with a temporary

design to access and program the Quad-SPI Flash memory device. The JTAG circuit is

shown in

Figure 1-9.

X-Ref Target - Figure 1-8

Figure 1-8: JTAG Chain Block Diagram

UG952_c1_08_012913

Part of U19

BUFFER

USB

Module

(U26)

JTAG

Connector

(J4)

TDO

TDI

FPGA

TDI

TDO

FMC HPC

Connector

TDI

TDO

J30

N.C.

SPST Bus Switch

U27

Part of U19

BUFFER

1 2 ... 15 16 17 18 19 20 21 22 23 24 25 ... 106 107

Comentarios a estos manuales

Sin comentarios

Silicon Laboratories SI5324 Guía de usuario Pagina 20

Comentarios a estos manuales

Relacionado con productos y manuales para Relojes De Pared Silicon Laboratories SI5324